

# DIGITRON SEMICONDUCTORS

## Junction Field Effect Transistor (JFET) HR flow

All parts are screened per MIL-PRF-19500, JANTX Level and the device detail specification. All testing is performed at room temperature, unless indicated otherwise. For testing at high and low temperatures, Group A testing is required.

	<b>Test</b>	<b>Method</b>	<b>Conditions / Notes</b>
<b>1</b>	<b>Temperature Cycling</b>	<i>MIL-STD-750 Method 1051</i>	Test condition C or maximum storage temperature, whichever less. 20 cycles, 10 minutes per extreme.
<b>2</b>	<b>Interim Electrical Testing</b>		DC parameters per device detail specification.
<b>3</b>	<b>High Temperature Reverse Bias Burn-in</b>	<i>MIL-STD-750 Method 1039</i>	Condition A. 160 hours at 150°C and 80% of rated $V_{GS}$ .
<b>4</b>	<b>Final Electrical Testing</b>		DC parameters per device detail specification.
<b>5</b>	<b>Delta Calculation</b>		Delta parameters and limits per device detail specification.
<b>6</b>	<b>PDA Calculation</b>		10 percent defective allowed.
<b>7</b>	<b>Seal Test Fine Leak</b>	<i>MIL-STD-750 Method 1071</i>	Condition G or H
<b>8</b>	<b>Seal Test Gross Leak</b>	<i>MIL-STD-750 Method 1071</i>	Condition C

### Notes:

1. Testing varies in accordance with the device detail specification.
2. Specific customer testing needs may be accommodated into any testing flow (selection tests, temperature requirements, special tests).